



Pentium II, III Branch Target Buffer




Athlon BTAC Integrated into Instruction Cache

200





Processor Pipeline Stages

300




Instruction Cache






BTAC Entry

**1** 602




Speculative Branching Operation

F1G. 9



Target Address Selection Example



Detection and Correction of Speculative Branch Misprediction

## FIG. 11

## Previous Code Sequence:

0x00000010 JMP 0x00001234

. . .

## Current Code Sequence:

0x00000010 ADD ;address 0x00000010 hits in BTAC generating a TA value of 0x00001234

. . .

0x00001234 SUB 0x00001236 INC

clock →	1	2	3	4	5	6	7
I-stage	ADD	X	X	SUB	INC	X	ADD
B-stage		ADD	Х	Х	SUB	Х	Х
U-stage			ADD	Х	X	Х	X
V-stage				ADD	X	X	X
F-stage					ADD	X	X

Cycle 1 = BTAC and I-cache access cycle


Cycle 4 = speculative branch cycle

Cycle 5 = speculative branch error detection cycle


Cycle 6 = BTAC invalidate cycle

Cycle 7 = speculative branch error correction cycle







Hybrid Speculative Branch Direction Predictor




Dual CALL/RET Stack Operation





Selective Override of BTAC Prediction Operation




BTAC A/B Replacement Apparatus







BTAC A/B Replacement Apparatus (Alt. Embodiment)



BTAC A/B/C Replacement Apparatus